


STHS4257A, STHS4257A1 STHS4257L, STHS4257L1

IEEE 802.3af PoE Powered Device (PD) interface controller with integrated signature resistor

Features

- IEEE 802.3af-compliant interface for Powered Devices (PDs)
- Integrated 100V, 450mA power MOSFET low side switch
- Inrush current limit
- Normal operation current limit
- Integrated 25kΩ signature resistor
- Signature disable (STHS4257A1/L1)
- Resistor-programmable classification current (Class 0-4)
- Power Good output, open drain
- Undervoltage Lockout (UVLO)
- Thermal overload protection (two-step for the STHS4257A/L)
- Latch (L) or auto-retry (A) after repetitive thermal overload
- Industrial temperature range: -40 to +85°C
- SO8 and DFN8 (3mm x 3mm) packages
- RoHS compliant



Applications

- Voice over IP (Vol) phones
- Web carneras
- WI_AN access points
- Internet appliances
- POS terminals
- RFID readers

Table 1. Device ວຽງເດກາ

Order novie	Signature disable	UVLO threshold, rising (V)	UVLO threshold, falling (V)	Protection mode	Thermal overload protection	Inrush current limit (mA, typ)	Normal operation current limit (mA, typ)
S ¹ HS4257A		39.2	30.5	Auto	2 steps	350/188 ⁽¹⁾	
STHS4257A1	~	36.0	30.5	Auto	1 step	140	375
STHS4257L		39.2	30.5	Latch	2 steps	350/188 ⁽¹⁾	
STHS4257L1	~	36.0	30.5	Latch	1 step	140	375

^{1.} Current limit is common for both modes and gets reduced only in case of thermal overload. See *Table 5: Electrical parameters*.

Contents

1	Sum	mary description	. 5
	1.1	Pin descriptions	. 7
		1.1.1 Classification (R _{CLASS})	. 7
		1.1.2 V _{IN}	. 7
		1.1.3 Power supply (GND)	. 7
		1.1.4 Signature disable input (SIGDISA)	. 7
		1.1.5 Power Good output (PWRGD)	. 7
		1.1.6 Negative power output (V _{OUT})	. 7
	1.2	IEEE802.3af PD power classes	. 7
2		olute maximum ratings	11
3	Elect	rical parameters	12
4		age mechanical data	14
5	Part ı	numbering	
6	Revis	sion history	17
Obs	olețe	Rioduci(S)	

List of tables

Table 1.	Device options	. 1
Table 2.	Signal names	6
Table 3.	IEEE802.3af PD power classes and corresponding R _{CLASS} values	
Table 4.	Absolute maximum ratings	11
Table 5.	Electrical parameters	12
Table 6.	SO8 – 8-lead plastic small outline, 150mils width, mechanical data	
Table 7.	DFN8 – 8-lead dual flat no-lead outline, package mechanical data	15
Table 8.	Ordering information scheme	16
Table 9.	Document revision history	

Obsolete Product(s). Obsolete Product(s)

57

List of figures

Figure 1.	Logic diagram	!	6
Figure 2.	Pin connections (STHS4257A/L, top view)		6
Figure 3.	Pin connections (STHS4257A1/L1, top view)		6
Figure 4.	Application circuit overview		8
Figure 5.	Block diagram (STHS4257A/L)		
Figure 6.	Typical application circuit (STHS4257A/L) with a DC/DC converter		9
Figure 7.	Block diagram (STHS4257A1/L1)	1	0
Figure 8.	Typical application circuit (STHS4257A1/L1) with a DC/DC converter	1	0
Figure 9.	SO8 – 8-lead plastic small outline, 150mils width, mechanical drawing	1	4
Figure 10	DENS – 8-lead dual flat no-lead outline, package mechanical drawing	1	5

Obsolete Product(s) - Obsolete Product(s)

1 Summary description

The STHS4257 is an IEEE802.3af-compliant family of interface controllers for Power over Ethernet (PoE) Powered Device (PD) applications. The devices consist of two main sections:

- The IEEE802.3af interface to the PoE powered RJ-45 wall socket, and
- the Hot Swap Controller (HSC) functions required to protect the PD during insertion, operation, and withdrawal from the RJ-45 socket.


These devices have an integrated high voltage power MOSFET (low-side switch) with low R_{ON} and the capability to accept transients as high as 100V. Since the pins (such as GND and V_{IN}) which interface to the RJ-45 socket can routinely see high peak voltages in excess of 100V, it is strongly recommended that board designers protect the PD device with a transient voltage suppressor, such as the SMAJ58A (available from STMicroelectronics), connected between the GND and V_{IN} pins (see *Figure 4 on page 8*).

The IEEE802.3af-compliant interface includes the basic PD detection and Classification functions, whereas the 'Hot Swap' functions include other basic features, such as Inrush Current Limiting, Undervoltage Lockout (UVLO), and Thermal Overload Protection. All of the devices include an open drain Power Good (PWRGD) signal to indicate normal steady operation (see *Figure 1 on page 6* and *Table 2 on page 6*). The STHS4257 family also incorporates a 1.5V voltage offset (two series diodes) to accommodate the input diode bridge used to make the PD polarity insensitive.

The STHS4257A1/L1 includes a dual level current limit circuit. This allows the STHS4257A1/L1 to interface with legacy Power over Ethernet (LAN) systems while maintaining compatibility with the current IEEE 802.3af specification.

Each of the two basic part types, the STHS4257A/L and the STHS4257A1/L1, is available either with Latched Operation (L) Mode or with Automatic Retry (A) Mode after fault conditions. For product options overview see *Table 1 on page 1*.

Figure 1. Logic diagram



1. STHS4257A1 and STHS4257L1 devices only.

Table 2. Signal names

Pin		Symbol	Description			
STHS4257A/L	THS4257A/L STHS4257A1/L1		Description			
1, 3, 7	1, 3	NC	No Connect			
2	2	R _{CLASS}	Classification pin			
4	4	V_{IN}	Negative return power line to PSE			
5	5	V _{OUT}	Power Output (negative rail)			
6	6	PWRGD	Power Good Output, open drain, active-low (referenced to V _{IN})			
_	7	SIGDISA	Signature Disable Input, internally pulled to V _{IN}			
8	8	GND	Positive Power Supply; common input/output power rail			

Figure 2. Pin connections (STHS4257A/L, top view)





Figure 3. Pin connections (STHS4257A1/L1, top view)



1.1 Pin descriptions

1.1.1 Classification (R_{CLASS})

This is the Classification pin. Connect a Classification resistor between this pin and V_{IN} to tell the PSE which power class will be connected. Leave it open for Class 0.

Note: Do not connect this pin directly to V_{IN} . For power classes and R_{CLASS} resistor values, see *Table 3*.

1.1.2 V_{IN}

This is negative return power line to PSE.

1.1.3 Power supply (GND)

This is the Power Input/Output, positive rail.

1.1.4 Signature disable input (SIGDISA)

This pin is internally pulled down to V_{IN} to present a valid signature to PSE. Connect to V_{IN} if it is unused. Tie to GND to present an invalid signature.

Note: This signal is available for STHS4257A1 and STHS4257L1 only.

1.1.5 Power Good output (PWRGD)

This pin indicates that the STHS4257x/x1 power MOSFET is fully on and works in normal operation mode (Power Good). Open drain, low impedance means that the power is good; in all other cases, the impedance is high (referenced to V_{IN}).

1.1.6 Negative power output (V_{OUT})

This is the Power Output, negative rail.


1.2 IEEE802.3af PD power classes

Table 3. IEEE802.3af PD power classes and corresponding R_{CLASS} values

Class	Usage	Max. power levels at input of PD (W)	Nominal classification load current (mA)	R _{CLASS} Resistor (Ω, 1%)	
0	Default	0.44 to 12.95	< 5	Open	
1	Optional	0.44 to 3.84	10.5	124	
2	Optional	3.84 to 6.49	18.5	68.1	
3	Optional	6.49 to 12.95	28	45.3	
4	Reserved	Reserved (1)	40	30.9	

^{1.} Class 4 is currently reserved and should not be used.


Figure 4. Application circuit overview




- 1. STHS4257A1 and STHS4257L1 devices only. To disable signature, tie this pin to GND.
- 2. This configuration uses either data wires or spare wires for DC power.

Classification **Current Source** 8 GND NC 1 ref 25k ΕN Signature \$ 7 NC R_{CLASS} 2 Resistor NC 3 6 PWRGD Power Good Control Circuits Input Current ΕN ref Limit Power R_S MOSFET V_{IN} 4 5 V_{OUT} Al12206c

Figure 5. Block diagram (STHS4257A/L)









Figure 7. Block diagram (STHS4257A1/L1)

- 1. Ref.1 = I_{LIMIT HIGH}
- 2. Ref. 2 = I_{LIMIT LOW}



2 **Absolute maximum ratings**

Stressing the device above the rating listed in the Table 4: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. **Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V _{IN}	Input/supply voltage (1)	+0.3 to −100	V
V _{OUT}	Voltage on V _{OUT} pin	V _{IN} +100 to V _{IN} -0.3	V
V _{SIGDISA} , V _{PWRGD}	Voltage on the respective pins	V _{IN} +90 to V _{IN} -0.3	V
V _{RCLASS}	Voltage on R _{CLASS} pin	V_{IN} +7 to V_{IN} -0.3	V
I _{PWRGD}	Power Good output current	10	mA
I _{RCLASS}	R _{CLASS} pin current	100	mA
T _A	Operating ambient temperature range	-40 to 85	°C
T _{STG}	Storage temperature	-55 to 150	°C
T _{SLD}	Lead solder temperature for 10 seconds, lead-free lead finish (2)	260	°C

^{1.} With respect to the GND pin.

ohsolete Product(s). 2. Reflow at peak temperature of 260 $^{\circ}$ C (total thermal budget not to exceed 245 $^{\circ}$ C for more than 30 seconds).

3 Electrical parameters

Over the full operating temperature range, unless otherwise noted. Specifications common for both STHS4257x (=STHS4257A, STHS4257L) and STHS4257x1 (=STHS4257A1, STHS4257L1) product families unless otherwise noted.

 Table 5.
 Electrical parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Maximum Operating Voltage				- 57	V
	Signature Range		-1.5		-9.5	٧
	Classification Range		-12.5		-21	V
V_{IN}	UVLO Turn-On Voltage, STHS4257x1	Input/supply voltage - with respect to GND pin ⁽¹⁾ , ⁽²⁾ , ⁽³⁾	-34.8	-36.0	-37.2	V
	UVLO Turn-On Voltage, STHS4257x		-37.7	-39.2	-40.2	V
	UVLO Turn-Off Voltage		-29.3	-30.5	- 31.5	V
I _{IN ON}	Supply Current when on	$V_{IN} = -48V$, pins 5, 6, 7 floating		0.33	0.5	mΑ
I _{IN CLASS}	Supply Current During Classification	$V_{IN} = -17.5V$, pins 2, 7 floating, V_{OUT} tied to GND ⁽⁴⁾	0.12	0.25	0.38	mA
ΔI _{CLASS}	Current Accuracy During Classification	$10\text{mA} < I_{\text{CLASS}} < 40\text{mA},$ $-12.5\text{V} \le \text{V}_{\text{IN}} \le -21\text{V}^{(5)}$	$\langle O \rangle$) ,	±3.5	%
R _{SIGNATURE}	Signature Resistance	-1.5 V \leq V _{IN} \leq -9.5 V, V _{OUT} tied to GND, IEEE 802.3af 2-point measurement ⁽²⁾ , ⁽⁶⁾	23.25		26.00	kΩ
R _{INVALID}	Invalid Signature Resistance	-1.5 V \leq V _{IN} \leq -9.5 V, SIGDISA and V _{OUT} tied to GND, IEEE 802.3af 2-point measurement ⁽²⁾ , ⁽⁶⁾ , ⁽⁷⁾		9	11.8	kΩ
V _{IH}	Signature Disable High Level Input Voltage	With respect to V _{IN} , high level invalidates signature ⁽⁷⁾	3		57	V
V_{IL}	Signature Disable Low Level Input Voltage	With respect to V _{IN} , low level enables signature ⁽⁷⁾			0.45	٧
R _{INPUT}	Signature Disable Input Resistance	With respect to V _{IN}	100			kΩ
V _{PG OUT}	Power Good Output Low Voltage	$I_{PG} = 1 \text{mA}, V_{IN} = -48 \text{V}, \overline{PWRGD}$ referenced to V_{IN}			0.5	٧
V _{PG TH RISE} (8)	Power Good Trip Point, power good signal going inactive	$V_{IN} = -48V$, voltage between V_{IN} and V_{OUT} , V_{OUT} rising	2.7	3.0	3.3	V
I _{PG LEAK}	Power Good Leakage Current	V _{PWRGD} - V _{IN} = 57V, <u>PWRGD</u> MOSFET off, V _{PWRGD} = V _{GND} ⁽⁹⁾			1	μΑ
R _{ON}	On-Resistance	I = 350mA, V_{IN} = -48V, measured from V_{IN} to V_{OUT}		0.72	1.0	Ω
I _{OUT LEAK}	V _{OUT} Pin Leakage Current	V_{IN} = 0V, power MOSFET off, V_{OUT} = 57V ⁽¹⁰⁾			1	μΑ
_	Input Current Limit, High Level,	$V_{IN} = -48V$, $V_{OUT} = -43V^{(11)}$, (12)	340	375	400	mA
I _{LIMIT HIGH}	STHS4257x1 (normal operation mode)	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	330	375	400	mA

rable 3. Electrical parameters (continued)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
I _{LIMIT LOW}	Input Current Limit, Low Level, STHS4257x1 (inrush mode)	$V_{IN} = -48V$, $V_{OUT} = -43V$ ⁽¹¹⁾ , ⁽¹²⁾	100	140	180	mA		
I _{LIMIT}	Input Current Limit, STHS4257x	$V_{IN} = -48V$, $V_{OUT} = -43V^{(14)}$	300	350	400	mA		
I _{LIMIT} WARM	Overtemperature Input Current Limit, STHS4257x	(14)		188		mA		
T _{OVERTEMP}	Overtemperature Trip Temperature, STHS4257x	(14)		120		°C		
T _{SHUTDOWN}	Thermal Shutdown Trip Temperature	(11), (13), (14)		140		°C		

Table 5. Electrical parameters (continued)

- 1. The STHS4257 family of PoE products operates with a negative supply voltage (with respect to the GND pin, unless otherwise noted). Voltages in this data sheet are always referred to in terms of absolute magnitude, thus "maximum negative voltage" means the most negative voltage and analogically "rising negative voltage" refers to a voltage that is becoming more negative.
- 2. The STHS4257 family of products is designed to work with two series diode drops caused by diode bridge that makes the PD input polarity-insensitive. Parameter ranges specified in the Electrical Parameters Table are with respect to STHS4257x/x1 pins and are designed to meet the IEEE 802.3af specifications when these diode drops are included. See Figure 4 on page 8.
- 3. The STHS4257x/x1 devices include hysteresis in the UVLO voltages to avoid any start-up oscillation. As required by IEEE 802.3af, the STHS4257 family devices will power up from a voltage source with 20Ω series resistance on the first trial.
- The Supply Current During Classification (I_{IN CLASS}) does not include classification current programmed at pin 2. Total supply current in classification mode will be I_{IN CLASS} + I_{CLASS} (see also Note 5).
- I_{CLASS} is the measured current flowing through R_{CLASS}. ΔI_{CLASS} accuracy is with respect to the ideal current defined as I_{CLASS} = 1.237/R_{CLASS}. The current accuracy specification does not include variations in R_{CLASS} resistance. The total classification current seen by PSE also includes the quiescent current (I_{IN CLASS}). See *Figure 4 on page 8*.
- 6. Signature resistance is measured via the 2-point ΔV/ΔI method as defined by IEEE 802.3af standard. The STHS4257 device family signature resistance is offset from standard 25kΩ to account for the series diode bridge resistance. With two series diodes, the total PD resistance will be between 23.75kΩ and 26.25kΩ which meets IEEE 802.3af specifications. The minimum probe voltages measured at the STHS4257x/x1 pins are –1.5 and –2.5V. The maximum probe voltages are –8.5 and –9.5V.
- To disable the 25kΩ signature, tie SIGDISA to GND (±0.1V) or hold SIGDISA high with respect to V_{IN}. See Figure 4 on page 8
- 8. V_{PG TH FALL} is not used: To eliminate the current peak during the transition from inrush to normal operation mode, the power MOSFET (between V_{OUT} and V_{IN} see *Figure 5 on page 9*) turns fully on only after the inrush current decreases by 10% from its initial value (i.e. when the output capacitor is fully charged).
- GND pin at the same potential as PWRGD pin to prevent ESD protection from impacting the measured results. To keep PWRGD MOSFET off under this condition, maintain uninterrupted inrush current e.g. by applying 1V voltage between V_{OUT} and V_{IN} pin. This will keep the device in inrush mode, thus preventing PWRGD from going active (on).
- 10. To significantly reduce I_{OUT LEAK} and eliminate its impact on total current during detection and classification, the resistor divider used to provide feedback on V_{OUT} V_{IN} voltage is disconnected below the UVLO threshold.
- 11. The STHS4257x1 includes thermal protection. In the event of an overtemperature condition (T_{SHUTDOWN} is reached), the STHS4257x1 will turn off the power MOSFET until the part cools below the overtemperature limit (T_{OVERTEMP}). The STHS4257x1 is also protected against thermal damage from incorrect classification probing by the PSE: If the STHS4257x1 temperature exceeds the shutdown trip point (T_{SHUTDOWN}), the classification load current is disabled.
- 12. The STHS4257x1 includes dual level input current limit. At turn-on, before output capacitor C2 is charged, the STHS4257x1 current level is set to the low level. After the output capacitor C2 is charged, the STHS4257x1 switches to high level current limit and remains there until the input voltage drops below the UVLO turn-off threshold.
- 13. The STHS4257 family devices include overtemperature protection that is intended to protect the device during momentary overload conditions only. Continuous operation close to overtemperature limits may impair device reliability.
- 14. The STHS4257x includes smart thermal protection. In the event of an overtemperature condition, the STHS4257x will reduce the input current limit by 50% to reduce the power dissipation in the package. If the part continues heating and reaches the shutdown temperature (T_{SHUTDOWN}), the current is reduced to zero until the part cools below the overtemperature limit (T_{OVERTEMP}). The STHS4257x is also protected against thermal damage from incorrect classification probing by the PSE: If the STHS4257x temperature exceeds the shutdown trip point (T_{SHUTDOWN}), the classification load current is disabled.

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

A2 D A SO-A

Figure 9. SO8 – 8-lead plastic small outline, 150mils width, mechanical drawing

1. Drawing is not to scale.

Table 6. SO8 – 8-lead plastic small outline, 150mils width, mechanical data

	Symb	mm			inches		
	Syllib	Тур	Min	Max	Тур	Min	Max
	Α	7-10,	1.35	1.75	_	0.053	0.069
	A1	70-	0.10	0.25	_	0.004	0.010
	В	_	0.33	0.51	_	0.013	0.020
	С	_	0.19	0.25	_	0.007	0.010
7/6	D	_	4.80	5.00	_	0.189	0.197
-12501°	ddd	_	_	0.10	_	-	0.004
002	E	_	3.80	4.00	_	0.150	0.157
	е	1.27	_	_	0.050	-	_
	Н	_	5.80	6.20	_	0.228	0.244
	h	_	0.25	0.50	_	0.010	0.020
	L	_	0.40	0.90	_	0.016	0.035
	α	_	0°	8°	_	0°	8°
	N		8			8	





Figure 10. DFN8 - 8-lead dual flat no-lead outline, package mechanical drawing

1. Drawing is not to scale.

Table 7. DFN8 – 8-lead dual flat no-lead outline, package mechanical data

	Sumb	mm		inches			
	Symb	Тур	Min	Max	Тур	Min	Max
	Α	0.90	0.80	1.00	0.035	0.031	0.039
	A1	0.02	-	0.05	0.001		0.002
	A2	0.70	_	-	0.028		
	A3	0.20	-	-	0.008		
10	b	0.23	0.18	0.30	0.009	0.007	0.012
absole	D	3.00	_	-	0.118		
0/05	D2	2.38	2.23	2.48	0.094		
Ob	ddd	_	_	0.08			0.003
	E	3.00	_	-	0.118		
	E2	1.64	1.49	1.74	0.065	0.059	0.069
	е	0.50	_	-	0.020	-	_
	L	0.40	0.30	0.50	0.016	0.012	0.020
	N		8			8	

5 Part numbering



F = ECOPACK Package, Tape & Reel

E = ECOPACK Package, Tube

1. Contact local sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

6 Revision history

Table 9. Document revision history

Date	Revision	Changes
12-Jul-2006	1	Initial release.
19-Dec-2006	2	Updated Features and Table 4.
24-May-2007	3	Formatting changes and updated Table 5.
26-Jul-2007 4		Document status upgraded to full datasheet, updated cover page and <i>Table 8</i> .

Obsolete Product(s).

577

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

